Clock skew is one of the most important parameters of a good physical design implementation. Keeping the clock skew to a minimum is considered to be a good measure of clock tree synthesis.
Definition of clock skew: Clock skew between two flip-flops represents the difference in arrival times of clock signal at the respective clock pins. If there is a timing path being formed between the two flip-flops, then we can attribute a sign to the clock skew. In that case, clock skew is given as:
Clock skew = (Arrival time at capture clock pin) - (Arrival time at launch clock pin)
Thus, based upon the sign of clock skew, we get two types of clock skew labelled as positive skew and negative skew.
Positive clock skew: If the clock arrival time at capture flip-flop is greater than that at launch flip-flop, clock skew is said to be positive. Assuming all buffers take the same delay, figure 1 shows a scenario of positive clock skew.
![](https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgQwsBz1HZ8uPmwIv2CggveGN_LVVBJKNrOLXxAqCz4VjCc1trBJb9dRO7aqTb61kGgK41voLBohfZgHT_V7tDVW64LklyLTIrv2hiecgeVE_zSQw-qc1HSs1GJF-TJrK9xKNAnHj2fMUdO/s640/positive+clock+skew.png)
![](https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEgQwsBz1HZ8uPmwIv2CggveGN_LVVBJKNrOLXxAqCz4VjCc1trBJb9dRO7aqTb61kGgK41voLBohfZgHT_V7tDVW64LklyLTIrv2hiecgeVE_zSQw-qc1HSs1GJF-TJrK9xKNAnHj2fMUdO/s640/positive+clock+skew.png)
As shown in figure 1 above for the case of positive clock skew, flip-flop capturing data is getting delayed clock signal. So, the data that is launched gets additional time before it is captured at the next edge. So, setup check gets relaxed by the amount equivalent to clock skew. On the other hand, for hold check, the data has to be kept stable for an extra amount of time equal to the clock skew. So, hold check gets tightened in case clock skew is positive. The same is shown in figure 2 below.
![](https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjdoI1oqDsg7gJdnaJx6QnyZP76k0TcyYdVc7JOxgBMqX8ij6vxffSo3_NL4D3ha-g9PqCxaIlKe7mLaU9hSMC5piAkpUepstkk0IPJL6vRbrdKSd4_47ODsZu8RRi1tw6IxB5m-pHCM9Lc/s640/positive+clock+skew+waveform.png)
![](https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEjdoI1oqDsg7gJdnaJx6QnyZP76k0TcyYdVc7JOxgBMqX8ij6vxffSo3_NL4D3ha-g9PqCxaIlKe7mLaU9hSMC5piAkpUepstkk0IPJL6vRbrdKSd4_47ODsZu8RRi1tw6IxB5m-pHCM9Lc/s640/positive+clock+skew+waveform.png)
Negative clock skew: Contrary to positive clock skew, if the clock arrival time at capture flip-flop is less than the launch flip-flop, clock skew is said to be negative. Figure 3 shows a scenario of negative clock skew as the launch flip-flop getting a delayed version of clock signal.
![](https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEiEiv-MrFfLB7P_IrBnOijYpeh367D07fWeL94VsFX6yEHUVtVrD-KDM33jP1vcO4IExcl_bxF_8TDArBUSPqrgT9kOjVNTcAcp7OAxWbtjEO1Y4r2su2fvbJe85MI7o1iDDdKnSUSZuUHM/s640/negative+clock+skew.png)
Since, the launching flip-flop is getting a delayed version of clock, the data launched gets less than one clock period to travel to the capturing flip-flop. So, negative clock skew makes setup check tighter by the magnitude of clock skew. On the other hand, for hold check, data has to be stable for less time after the arrival of clock edge. In other words, hold check gets relaxed by the same amount. Figure 4 below shows the scenario of negative clock skew.
![](https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEiJiI7tYJ7j1t_Ct4hYP4KN4pKnUDsLmNReVpH_J_R9JvTR7Ti56Zx6JQ5zXfxHtktKEti85zP8f57c2fPTxpJSxnv0YzKHBQdIzJzwP8hbp1uwfu3-zNHnfkfO7KCq22sVtQEgnaAL3qhz/s640/negative+clock+skew+waveform.png)